Abstract
I. INTRODUCTION
T HE MEMRISTOR is an emerging nano-device [1] , [2] . Low power operation, high density, scalability, nonvolatility, and compatibility with CMOS technology have made it a promising technology for memory, computing, and logic systems [3] - [10] . Resistive memories are also appealing to 3-D circuit designs.
Memristor-based memory is a hybrid memory, where memory cells are implemented using memristors and access memory circuitry is implemented using CMOS transistors [11] . The performance of CMOS-based components, implemented in deep-submicrometer, is impacted by the variation of the process parameters which has become a serious design and test challenge [12] . Furthermore, variations in the length, area, and doping concentration of the memristors impact the write time in memory cells [19] . Memristor-based memory is also prone to short, open and bridging faults in metal lines [11] . This paper focuses on testing memristor-based memory, and introduces a novel approach to reduce the test application time using fast write operations. March tests are presented, i.e., algorithms that consist of traversals of the whole memory array, where the same read or write operations apply to each cell [13] . The proposed March tests benefit from the behavior of memristor device which is nonlinear and asymmetric. In particular, switching from the ON state to the OFF state is significantly slower than the inverse [14] , [15] . Memristors exhibit a random behavior in resistivity change during read and write operations [16] , [17] , and such variability must be taken into consideration when testing for manufacturing defects. The approaches in [18] - [22] test memristor-based memories by reading simultaneously multiple cells. These cells are called the region of detection (RoD). This is done in order to reduce the impact of unwanted current paths, also called sneak paths, which may cause errors during test. However, these techniques use the imprecise linear symmetric model in [23] , and also are not applicable to high density crossbars. The reduction on the number of read operations does not have a significant impact on the test application time since read operations are much faster than writes. March tests with fast write operations are presented, where the effect of sneak paths is eliminated by applying appropriate voltages at the cells of the RoD. Such March tests reduce test application time and power. This is the first time that write operations with different time duration are introduced in March tests. The non-March testing approaches in [24] - [27] use variable length write operations to detect faults which were undetectable by March tests but rely on the linear symmetric model and do not consider the random nature of memristors. We present March tests for such faults under the nonlinear asymmetric model while taking into consideration the random memristive behavior.
In all the above cases, experimental evidence in 45-nm technology shows that March tests with the new fast write operation reduce the test application time by at least 70% while reducing the average test energy per cell by at least 40%. This paper considers blocked-based crossbar memory which is known to limit the side effect due to the sneak path [3] , [28] . Such memory is implemented by a crossbar architecture which is combination of CMOS transistors and memristors [3] , [11] . A new design for testability (DfT) mechanism is presented in order to implement the proposed fast write operation in crossbar architecture. Its design uses ideas proposed in [19] , [24] , and [27] , and implementation in 45-nm technology shows that the area overhead of the DfT is only 8.875 μm 2 per column. This paper is organized as follows. Section II provides preliminaries on the metal-oxide memristor device which is used without loss of generality. It outlines recent advances on verilog-based modeling of its behavior, and existing fault models for defects in memristors. The proposed method and related March tests are introduced in Section III. Experimental evaluation in 45-nm technology is also presented. The DfT mechanism to implement the proposed method is presented in Section IV. Section V concludes this paper.
II. PRELIMINARIES
This paper assumes that memristors are implemented as bipolar metal-oxide two-terminal devices [1] , [3] because accurate models for its behavior have been developed [15] . However, the presented March tests apply to all types of memristors.
A. Bipolar Metal-Oxide Memristor
This memristor is formed by a metal-oxide-metal thin film sandwiched between two electrodes [1] , [3] . Bipolar metaloxide memristors are variable resistors. Resistance switching in such memristors relates to the drift and diffusion direction of the mobile oxygen anions and oxygen vacancies created under Joule heating and electric fields [29] . One of the most common switching oxide is TiO 2 [30] .
The memristor is written and read by biasing positive and negative voltages across the electrodes [21] . These voltages will be denoted by V write and V read , respectively. By applying a positive voltage across the device, the motion of anions and oxygen vacancies results in a nanoscale conducting filament, and this decreases the total resistance of the device [30] - [33] . This is logic 1 and is referred to as state 1. On the other hand, in order to write logic 0 (also referred to as state 0), a negative voltage should apply across the memristor. In this case, oxygen vacancies and anions drift back, and this results in a partial dissolution of the filament, which increases the total resistance [30] - [33] . The magnitude of the voltage for write 0 (w0) may be different to the one for write 1 (w1).
The resistance value of a memristor is called its memristance, and the range of memristance is used to define different logic states. Let R ON and R OFF denote the minimum and maximum possible resistance value, respectively [34] . Logic 1 occurs when the memristance value is in the range [R ON . . . 0.4(R OFF − R ON )] and logic 0 when the memristance value is in the range [0.6(R OFF − R ON ) . . . R OFF ]. The pulse time should be long enough to change the resistance from one state into the boundary of the complementary state.
The behavior of any bipolar metal-oxide memristor device (including TiO 2 -based) is nonlinear and asymmetric on transitions from one state to another [14] , [15] . The ON switching (logic 0-logic 1) is significantly faster than the OFF switching (logic 1-logic 0). The ON switching is abrupt because the drift and diffusion of the oxygen vacancies have different directions for positive and negative voltages [14] . Fig. 1 shows the conductivity and resistivity transition behavior of a memristor for w1 and w0 operations using the voltage-controlled threshold adaptive memristor (VTEAM) model [15] . Manufactured bipolar metal-oxide memristors exhibit stochastic behavior during write operations [16] . In particular, when applying a pulse w1 to the memristor, the device does not switch immediately, and waits for a time Resistivity and current behavior for writes in the normal mode of operation for a bipolar metal-oxide memristor with R ON = 100 , R OFF = 100 K , V write = 1.2 V, and V read = 0.8 V using [15] and [35] . period t wait 1 . In [36] , the difference between the application time of the write pulse in the normal mode of operation and the time that the device starts to switch is called the wait (switching) time. As shown in Fig. 1(b) , the current does not change during the wait time t wait 1 and is considered to be zero [36] . On the other hand, when applying a w0 pulse, the current is initially high and does not change during the wait time t wait 0 [see also Fig. 1(a) ]. Times t wait 1 and t wait 0 may differ. Experimental results in [6] , [16] , [17] , [30] , [37] , and [38] on manufactured bipolar metal-oxide memristors show that the wait time varies from cycle-to-cycle. Its behavior is stochastic, and has been modeled by a Poisson distribution. This is due to the stochastic nature of the filament formation [16] , [17] . It has been observed that the wait time is always less than the transition time [30] , [39] . This is also shown in Fig. 1 .
The wait time strongly depends on the magnitude of the applied voltage, and decreases to at most 10% of the transition time when the when the applied voltage increases by 1-2 V [17] , [36] , [37] , [40] , [41] . For this reason, the proposed March tests use 3.3 V for write operations instead of 1.2 V that is used in the normal mode of operation.
A read in the normal mode of operation consists of two different stages. The first stage extracts the memristance value and determines the logic state. For this task, it is necessary to apply a stable pulse across the memristor (V read ). The sensed current I mem through the memristor depends on the memristance value.
The Resistivity behavior for all four operations (w0, w1, r0, and r1) during test for a bipolar metal-oxide memristor with R ON = 100 , R OFF = 100 K , V write = 3.3 V, and V read = 0.8 V using [15] and [35] .
long enough so that the sense amplifier can sense the current through the examined cell.
The first stage may change the data stored in the memory cell. However, for the data to remain intact, an inverse pulse must be applied as the second stage (also called recovery scheme) of the read operation [3] , [11] . This stage is a short write operation whose duration depends mainly on the memristor. The total duration of normal read operation is sum of the duration of the two stages. The amplitude of V read is 0.8 V in the normal as well as the test mode. It is always lower than the write voltage to minimize the above-mentioned destructive effect of the read operation [6] . However, March tests use writes after reads, and therefore the second stage of read operation is not needed when testing. Fig. 2 shows the transition behavior of a memristor for all four operations (w0, w1, r0, and r1) during test using the VTEAM model in [15] , with the parameter values in [35] , and V write = 3.3 V in a memristor with R ON = 100 and R OFF = 100 K . The value of 0 is stored within 255 ns whereas the value of 1 is stored within 59 ns. These are the minimum required access times during w0 and w1. A single clock is used, and hence the access time is dominated by w0. A complete read operation requires 33.5 ns.
B. Memristor-Based Crossbar Memory
The crossbar memory consists of two perpendicular sets of wires. There is one memristor at the intersection of each vertical and horizontal lines which are called column and row, respectively. As shown in Fig. 3 , in order to limit the number of sneak paths, the larger array is divided into smaller regions, called tiles, which are isolated by transistors.
The crossbar architecture provides inherent parallelism for read and write operations on cells in different tiles for the normal mode of operation. Parallel reads and writes can be implemented using the row decoder, and the row and column pulse generators (see also [28] ).
Read operation requires a sense amplifier which compares the output current to a predetermined threshold. Fig. 3 illustrates how to test a memristor using a sense amplifier. The threshold is adjusted by the reference current I ref . The read voltage across the memristor and R S results into memristor current I mem during the read operation, and I mem is compared to I ref and is compared to the current through the threshold resistor R T [3] , [25] , [28] . If I mem is greater than I ref the output shows logic 1. Inversely, any current less than I ref changes the output to logic 0.
As mentioned earlier, this paper focuses on the testing mode of operation. In order to benefit from the crossbar architecture, appropriate enhancements must be made. Such DfT enhancements are described in Section IV.
C. Intrinsic and Extrinsic Faults
Nano scale devices are prone to defects due to design marginalities, imperfection in fabrication process, and process variation [24] . Some defects impact the logical behavior of resistive memory cells. Others impact the temporal behavior. Fault models have been defined to handle all types of defects. The following list existing fault models for memristor-based memory. Defects that impact the behavior of a memristor are modeled by faults which are called intrinsic [42] .
However, there are defects that occur either between different memristors or in CMOS components that surround the memory cells. Such defects are modeled by faults which are called extrinsic [42] . A precise analysis for fault models and efficient DfT is required to keep the test time and cost low.
Intrinsic faults (also called self-faults) occur due to parametric variations of the memristor [18] . Variation in size (the ratio of length over area) and doping density may impact the logic and temporal behavioral of the device. Size and doping variations have been modeled by changing the physical parameters of the device such as R on , R off , and the mobility of the charge [22] . For example, a variation in length causes a change in R on and R off . The change in resistivity, denoted
A variation in doping affects the mobility of the charge carriers. This changes the rate of the transitions. Fig. 4 (a) shows the effect of −10%, −5%, 5%, and 10% variation in doping. It can be seen that it affects the slope of the transition and therefore the transition time. The higher the doping, the faster the rate is, and the transition accelerates. Fig. 4(b) shows the impact of −10%, −5%, 5%, and 10% size variation using the model in [15] . As the size increases, R OFF increases, and therefore the transition time is increased.
The works in [11] , [13] , [18] , [20] , [24] , [25] , and [43] consider different intrinsic fault models. They include the stuck-at fault (SAF), slow write fault (SWF), and deep state fault models. These fault models cover the range of size and doping variations as well as other types of defects such as open and shorts that may be caused by missing metal or extra metal. They are summarized in the following.
1) Single Stuck-at Faults: When the memristor is undoped or fully doped, there is no transition in the memristance value. Undoped memristors are modeled as single stuck-at-0 (SA0) faults and fully doped memristors are modeled as single stuck-at-1 (SA1) faults [11] , [19] . A single SAF corresponds to a fixed logic (0 or 1) at a single storing element in the memory. An SA0 is defined by <1/0>; where 0 is the unintended output while logic 1 is the fault-free output after a w1 operation. Similarly, an SA1 is defined by <0/1>; where 1 is the unintended output while logic 0 is the fault-free output after a w0 operation. The necessary condition for a test to detect all SAFs requires that a 0 and a 1 must be read from each cell [11] .
An open is an unintended defect due to imperfection in lithography and pattern process, missing materials, broken nanowires, and parameter fluctuation of CMOS-based devices [26] . Opens increase the resistivity of the affected rows or columns, and hence prevent writing the appropriate value inside the memristor. These defects are modeled by single SAFs in memristors [19] . An open in a column may affect read and write operations to the cells along the column. Also an open in a row causes all cells after the fault location to be inaccessible. These defects are also modeled by single SAF in memristors [19] . Note that the SAF model has been also proposed for conventional CMOS-based memory [13] .
2) Slow Write Faults: A small decrease in dopant density (also called under-doping), is modeled as an SWF. During the Fig. 4 . Effect of 5% and 10% variation on (a) doping concentration and the (b) ratio of length over area. Results were obtained using [15] with R ON = 100 and R OFF = 100 K , V write = 1.2 V.
write operation, the transition from one state to another is much slower than the expected behavior of memristor. Slow write 0 (SW0) is denoted in [24] by <1W0/X1>. X1 denotes the final state which can be either undefined (X) or 1. If the final state is 1 then the SWF is equivalent to the slow transition fault to state 0, also denoted as TF0. If the final state is X the SWF is also called the undefined state fault to state 0, also denoted as USF0 [24] . Similarly, the faults slow write 1 (SW1) denoted by <0W1/X0>, models dopantrelated defects that impact the memristor's behavior when the final state is 1. They can be either TF1 or USF1.
A test that sensitizes and detects all SWFs must have the following necessary condition [11] . Each cell must undergo a rise transition and a fall transition, and be read after each, before undergoing any further transitions. For example, SW1 is sensitized by the w0 operation, followed by a w1 operation. A subsequent r1 operation will detect the fault.
3) Deep Faults: Deep faults were introduced in [18] to model transitions that were believed to be slower than those modeled by SWFs, occurring when many write operations precede a read. Simulations were presented that used a linear and symmetric I-V relation [3] . However, these faults are nonapplicable to metal-oxide memristors whose behavior is nonlinear and asymmetric. Extensive experiments on different sizes with the accurate model in [15] were conducted. The results revealed that the transition time from 0 to 1 and 1 to 0 were not impacted by the number of write operations prior to a read. As an example, Fig. 5(a) shows the transition time from 0 to 1 for the w0, w0, w1, and r1 sequence, and Fig. 5(b) shows the transition time from 1 to 0 for w1, w1, w0, and r0. We observe strong similarity in the transitions shown in Figs. 2 and 5(a) . Likewise, the transition from Extrinsic faults occur due to defects in crossbar structure [19] , address decoding error [13] , imperfection in lithography, missing materials, broken nanowires [24] rather than the parametric variation in the memristor. This paper considers shorted rows/columns (SRC) coupling fault (CF) as extrinsic faults.
4) Coupling Fault: CF arises due to defects in crossbar structure rather than the parametric variation in the memristor [19] . A CF means that a transition in memory cell j causes an unwanted change in memory cell i. A resistive short between adjacent rows or columns or between a row and a column is modeled as an SRC CF [19] . A transition in aggressor cell results into the same transition in the victim cell which is horizontally or vertically adjacent to the aggressor cell.
Let x denote either values 0 or 1. Let x denote the complement value of x. An SRC fault is defined by <xw1;0/1/−> or <xw0;1/0/−>. The necessary condition for a test to detect all SRC faults is: the test must read x from cell 0, write x to cell 0, read x from cell 1, write x to cell 1, for the entire memory.
Notice that the above fault models are also adopted to conventional CMOS-based memory testing because defects also impact logical as well as temporal behavior.
III. PROPOSED TEST METHODS

A. March Tests
The test operation w0 is significantly slower than the w1, r1, and r0 [28] . Thus, the time performance of the existing March test (EMT) is dominated by the w0 operation. The main objective of the proposed March tests is to reduce the time duration of the w0 operation. The test time is decreased by defining a new write operation fw0 that substitutes the w0 operation. As mentioned in Section II-A, tests are done in elevated voltage 3.3 V.
In defect free memory, the size of all memristors does not vary significantly because the amount of intrachip variations typically does not exceed 10% [21] , [22] . Let us denote the size of a memristor (length over area) as L/A. Since the geometrical variation induced by lithography process variations vary in the same way all over the chip, the average amount of variation in L/A can be determined by choosing randomly some cells and checking the upper bound in the resistance value. A March test that writes 0 and reads 0 at each cell will determine the smallest L/A among all cells.
In contrast to the normal mode of operation, during test the r0 and r1 operations use different reference currents which we call I ref 0 Fig. 6 ). Testing considers the undefined region, as we mentioned earlier in the SWF model.
In analysis of a resistive cell, both size and doping parameters have been considered. The worst case scenario occurs when the length increases while the area and doping concentration decreases. Doping variation affects only the rate of transition, and variation in L/A changes R OFF whereas R ON is practically invariant (see also Fig. 4) . So the resistance of the cell in state 1 is practically invariant. A negative voltage (operation w0) across the memristor in state 1 may increase the memristance, and forces it to move out of state 1. Once this happens, the voltage is not further applied and a read operation detects whether the read resistivity has exceeded R ref 1 .
Let T fw0 denote the time for fw0. T fw0 must be long enough to move the cell out of state 1. Therefore, it should be longer than the sum of the t wait 0 and the time required to change the resistivity from R ON to the boundary of state 1 (see also Fig. 6 ). The following presents March tests for different fault models. We assume that T w1 is as high as T fw0 (in practice it is less), and that T r0 = T r1 (which is always the case). That way, we need only two different access times: 1) T r for read operations and 2) T w ≈ 2T r for write operations. The access time for w0 operation is the same as in normal mode of operation. All results are generated using the same write voltage to ensure a fair comparison between the proposed and existing tests. Table I lists notations that will be used throughout this section. Notation || indicates parallel addressing of the cells in a tile. This operation is used to initialize all cells in a row to either 1 or 0. The driving current suffices as the number of cells per row is limited.
1) Stuck-at Fault:
The EMT for SAF (EMSAF) in (1) detects all SAFs [11] EMSAF: { (w1) ; (r1) ; (w0) ; (r0)}.
The test time is 2n(T w0 + T r ), where n denotes the number of memory cells.
The proposed March test does not apply w0. To detect SA1, we apply an fw0 in order to change the current state of the cell from 1 to a predetermined intermediate resistivity R ref 1 . Unlike the existing EMSAF, all cells are initialized to 1 by applying a parallel write operation for all cells in an entire row. A fast write fw0 from 1 to 0 followed by a read operation results in a resistivity value greater than R ref 1 . A read operation after fw0 will detect if there is slow transition from 1 to 0.
In summary, we test for SA1 with March { (fw0, r ref 1 )}. The operations (fw0, r ref 1 ) determine whether the cell is moved out of state 1. The reference current I ref 1 is the expected output current of the sense amplifier for resistivity value of R ref 1 . If there is a fault in the examined cell, the output current will be more than I ref 1 
The test time for the proposed FMSAF in an 8 × 8 tile is (9n/8)T w + 2nT r . Open defects behave like SA0 and shorts to V dd behave like SA1 [20] . Hence, the proposed FMSAF can also detect open and short defects.
2) Transition Fault: The EMT for transition fault (EMTF) in (3) detects all transition faults [18] EMTF: { (w0, w1) ; (r1); (w0, r0)}.
EMTF uses 3n writes followed by 2n reads in a memory with n cells. The test time is n (3T w0 + 2T r ) .
The proposed March test to detect TF0 is {||(w1)};{ (fw0, r ref 1 )}. All cells must be initialized to 1 by applying a parallel write operation in all rows. TF0 is sensitized by applying a fw0 in order to change the state from 1 to resistive value R ref 1 . One r ref 1 per cell will detect this fault since it tests whether the cell is fast enough to move from one state to another state. For an ideal cell, the output current of sense amplifier is expected to be less than I ref 1 . However, for a faulty cell, the memristance value is not in the expected range, and the output current is more than I ref 1 
The test time for the proposed FMTF in an 8 × 8 tile is
3) Shorted Rows/Columns: The EMT for SRC (EMSRC) detect all SRC faults that propagate to a higher or lower address memory [19] EMSRC:
EMSRC uses 6n writes followed by 4n reads in a memory with n cells. The total test time is n(6T w0 + 4T r ). EMSRC detects SRC faults by reading the value 1 (0) from cell i, writing 0 (1) to cell i and for the entire memory with higher (lower) address location. It tests whether a write operation to cell i changes the state of cell j. The proposed March test for all SRC faults that propagate to a higher or lower address is called FMT for SRC (FMSRC). It is similar to EMSRC except that w0 is substituted by fw0
The test time is (n/8)(T w0 + 33T w ) + 4T r . Current I ref 1 that corresponds to resistivity r ref 1 distinguishes state 1 from resistivity R ref 1 .
The EMT in [19] , [20] , and [22] detects all intrinsic and extrinsic faults EMT: {M0 :
The following explains how EMT sensitizes and detects the various faults. Faults SA1 are sensitized and detected by M2. Faults SA0 are sensitized and detected by M1. Faults TF1 are sensitized by M0 and the write operation w1 of M1, and are detected by the read operation r1 of M1. Faults TF0 are sensitized by the w1 of M1 and the w0 of M2, and are detected by the r0 of M2. The SRC faults that propagate to a higher memory address are sensitized and detected by M1 and M4, and the SRC faults that propagate to a lower memory address are sensitized and detected by M2 and M5. Observe that the EMT is dominated by the w0 operations.
The proposed March test to detect all SAFs, TFs, and SRCs is called the FMT
This test is much faster than the EMT. The total test time is (n/8)(T w0 +33T w ) + 6T r .
The March test of (8) has an wx followed by ⇑ (rx, . . . , wx) and ⇓ (rx, . . . , wx) conditions, and thus also detects all address decoder faults (AFs) [13] . An AF occurs in any of the following scenarios. Multiple cells are accessed by a certain address, no cell is accessed by a certain address, a certain cell is not accessed by any address or a certain cell is accessed by multiple addresses [13] .
4) Undefined State Fault:
The proposed FMT can also detect USF1 which is explained in [25] and [26] . USFs have emerged due to the analog nature of the memristor device. Traditional March tests such as the EMT in (7) cannot guarantee the detection of such a fault [26] . A normal w1 operation will put the faulty cell into the undefined state X instead of state 1. A weak stress fw0 l (such as fw0 with less duration) will change the state to 0. However, the time duration of fw0 l is not enough to flip the state of a fault-free cell from 1 to 0. A read operation immediately after fw0 l will detect the USF1. The reference current should be set according to the upper bound of the undefined region [see also Fig. 7(a) 
Changing 0 to 1 in FMUSF1 does not result to a robust test for USF0 since fw1 is not a robust operation. The following presents a test for USF0 that uses another fast write operation fw0 h with more duration when compared to fw0. Its time duration should be enough to set the cell in the upper boundary of undefined region [see also Fig. 7(b) ]. The proposed March test to detect all USF0s is called the FMT for undefined state fault 0 (FMUSF0)
B. Experimental Evaluation
Let T r1 , T w1 , T r0 , and T w0 denote the times for r1, w1, r0, and w0, respectively. Table II compares T fw0 with T r1 , T w1 , T r0 , and T w0 . These times were obtained with SPICE simulation using [15] under different size and doping variations for the metal-oxide memristor. Simulations were done using 45-nm CMOS technology with R ON = 100 , R OFF = 100 K , 
8 V, and the temperature was set to 27 • C. All memristor parameters were set as in [35] . SPICE simulation revealed that I ref 1 = 82 μA and I ref 0 = 55 μA. Table II shows the impact of doping and size (L/A) variations. The first row represents the nominal condition without variation. The second row represents the instance when L/A increased by 1% and doping decreased by 1%. The last row represents the worst case instance which corresponds to a 10% increase in L/A with a 10% decrease in doping. Columns two to five show the values of T r1 , T w1 , T r0 , and T w0 for the listed instances when the wait time is maximized and equal to 10% of the transition time. Observe that T w0 is always very high compared to T fw0 . Also observe that T fw0 , T w1 , T r1 , and T r0 are always in the same order. Similar characteristics are observed for different values of R OFF /R ON . All read operations are reported at 0.8 V. Observed that T r1 and T r0 are very fast because the second pulse that nullifies the read disturbance is not needed during the test. NEEDED FOR w1, r1, w0, r0, AND fw0 IN A RANDOM CELL USING 45-nm CMOS TECHNOLOGY WITH R ON = 100 , R OFF = 100 K , V write = ±3.3 V, AND V read = 0.8 V
The following simplifies test operation times by assuming that T w0 is approximately 7.5 times slower than any read operation, and that T w1 is approximately two times slower than any read operation (see also Table II) .
Based on the above assumptions, in a memory with n cells using 8 × 8 tiles, the test time of EMSAF is 19nT r whereas the time of the proposed FMSAF is 4.25nT r . This is almost a 4.5× speed-up over EMSAF. The test time of EMTF is 24.5nT r but the test time of the proposed FMTF is 5.18nT r . This is almost a 5× speed-up over EMTF. Furthermore, the EMSRC detects SRCs in 49nT r time while the test time for FMSRC is 13.18nT r . This is a 4× speed-up over EMSRC (see also Table IV) . Table III shows the average energy per operation in a random cell during test. Observe that fw0 requires significantly less energy when compared to w0. Table IV 
C. More Reliable March Tests Considering Sneak Paths
This section introduces March tests for testing the crossbar architecture of Fig. 3 in the presence of sneak paths. The sneak path error may occur during a r0 operation from a cell at logic 0 when there is also a parallel path that has several cells at logic 1. Let M i,j be the memristor in row i and column j. The proposed fast write operation fw0 is applied to reduce the test time of existing sneak path March tests. We use the analysis in [44] - [46] to determine the number of cells in the RoD. To avoid sneak paths during test, [45] proposed to ground all rows expect the one being read. However, this technique is power consuming due to lower equivalent resistance that affects the measured current. Instead, this paper uses the symmetric and asymmetric grounding techniques proposed in [44] which are more efficient.
An array A is a sneak-path-free array if and only if the "1"s in every two rows have either full-overlap or no-overlap [44] . The proposed method uses the above-mentioned conditions.
Let b be an integer. The proposed method grounds all rows except: the examined row i, b rows above the row i, and b rows below the row i. This operation controls the power consumption due to reduced grounding, and sneak paths are limited to the set of the 2b+1 ungrounded rows which must be controlled during the test.
During the r0 operation, all the cells in the set of ungrounded rows are initialized to logic 0 (high resistance) before applying r0 to any cells in row i. This reduces the effect of the bounded number of sneak paths in the set and decreases significantly the currents through the existing sneak paths. The RoD is the union of all cells in ungrounded rows. Therefore, the RoD for an n × n array contains n(2b + 1) cells. The reference currents in this algorithm are the same as the ones used for the March tests in (1) through (10) .
The following notation is used at the March tests of this section. 
The test time is the same as in FMSRC. Table V shows that the energy per cell increases as b decreases, and when b = 0, the test is free sneak paths effects.
The proposed test for all SAF, TF, and SRC is called fast sneak path test (FSPT)
Table V shows the benefits in energy as b increases and when b = 0, the test is free sneak paths effects. Similar observations hold when experimenting with different combinations of R OFF and R ON .
IV. DFT FOR THE PROPOSED TESTS
Memristor operations either in normal mode or testing mode rely mainly on the duration of the access time on columns and rows. Every operation requires a specific access time [11] , [25] . A programmable DfT scheme is presented in order to be able to assign different access times for the proposed test operations. Fig. 9 depicts the proposed DfT to implement the FMT March tests in (8) . The description assumes 45-nm technology. The DfT circuit contains one timer to control the access time duration of the write operation called the W-Timer. At any time, one of the timers is selected. The timer is shown on the left part of Fig. 9 , and the associated selection hardware is shown above them. The timer supplies appropriate time duration to the row and column pulse generations. The DfT also consists of a reference current selection scheme and associated sense amplifiers (see bottom of Fig. 9) . Therefore, the write and read operations are mode dependent.
The W-Timer sets two different access times for write. The normal mode write time which is set to max{T w1 , T w0 } for w0 and w1 in normal mode operation, and a time T w which is equal to T w1 and T fw0 . In the test mode, T w0 is the same as in the normal mode.
Test signal T can activate the appropriate access time by using two different transistors: 1) M1 (pMOS) and 2) M2 (nMOS). The timer activates the row and column pulse generators which can supply the voltage to the rows and columns, respectively. M1 and M2 switch between the normal mode and the test mode. When T is low, M1 is switched on and In order to calibrate the access times during testing, [24] and [26] proposed a programmable DfT with different access time settings. This circuit copes with the unexpected effect of process variations during postsilicon test. Therefore, the timer can be tuned during the test [26] . Fig. 10 shows the programmable version of the proposed DfT of (8) . Depending on the selection signals S [3:1] , the decoder will set W-Timer to activate one of the time durations. The timer in turn activates the row and column pulse generators which can supply the voltage to the memristor-based array. The circuitry inside the dotted line can be enhanced with the peripheral circuitry in [19] or the BIST architecture in [22] to accommodate in FSPT March test in (14) that considering sneak path effects. Fig. 11 shows the proposed DfT for detecting USFs using FMUSF1 and FMUSF0 of Section III-A. The W-Timer sets four different time durations for write operations. A write time which is set to max{T w1 , T w0 } for w0 and w1 in the normal mode of operation, and three different times T fw0 , T fw0 l , and T fw0 h for the fast writes fw0, fw0 l , and fw0 h , respectively. Depending on the selection signals S0 and S1, the decoder will set the W-Timer to activate one of the time durations. During the test mode, the reference current I ref 0 is set to 55 μA. The total area overhead of the proposed DfT depends only on the number of columns in the 2-D memory because the timer, the decoder, the column pulse generator (that implements parallel writes in a row), and the reference current multiplexer must access each column. These components are shown inside a dotted line in Figs. 10 and 11 . The DfT overhead does not depend on the number of rows and the number of tiles.
We implemented the proposed DfT in Cadence using 45-nm CMOS technology. The timer was implemented by a 5-bit asynchronous counter which contains five J-K Flip-flops and three NAND gates. The column pulse generator consists of two nMOS transistors which connect the appropriate voltages to the column during test and normal mode of operations. The area overhead of the designed DfT was found to be only 8.875 μm 2 per column.
V. CONCLUSION
A methodology for testing the bi-state hybrid crossbar architecture in [28] has been presented. The proposed March test used a new fast write operation and reduced the test application time by 70% and the test energy by 40%. The method was extended to consider sneak paths in order to increase reliability with similar test application time. A programmable DfT scheme has been proposed to implement the methods, and its overhead was analyzed.
The proposed methods have been presented assuming that each memory cell is a bipolar metal-oxide memristor which is a popular technology. The methods can be generalized to other types of memristors as long as they have nonlinear and asymmetric characteristics in the switching parameters.
